Diode step stress program for JANTX1N5619 by unknown
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19790010034 2020-03-22T01:15:42+00:00Z
r.. , 411
r ^	 -
( NA SA-CR-161126)
	 DIODE STEP STRE'
FAR JANTXI*156I li Final Report (DCA
F,eliability Lab., Sunnyvale, Calif.)
	 34 0
HC A03/MF A01
	 CSCI OSA
	 Unclas
G3/33 14160
DIODE
STEP STRESS TESTING PROGRAM
MSFC/NASA CONTRACT NUMBER
NAS8-31944
FINAL REPORT
FOR
JANTX 1N5619
JANUARY 1979
Prepared
For
4,111.
1
1
a
GEORGE C. MARSHALL SPACE FLIGHT CENTER
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
Marshall Space Flight Center, Alabama 35812
DCA RELIABILITY LABORATORY
SPECIAL PRODUCTS DIVISION
97S BENICIA AVE
SUNNYVALE. CALIFORNIA 94086
rtij~	 I' t
RECEIVED	 c3?
c' NAB
 A STI'-ACII.ITY
ACGL^S DEPT.
C
,
Y LABORATORY
JANTXlNS619
r
I	 FOREWORD
I	 This report is a summary of the work per-
formed on NASA Contract NAS8-31944. The investi-
gation was conducted for the National Aeronautics
I and Space Administration, George C. Marshall Space
Flight Center, Huntsville, Alabama. The Contracting
Officer's Technical Representative was Mr. F. Villella.
The short-term objective of this preliminary
study of transistors, diodes and FETs was to evalu-
ate the reliability of these discrete devices, from
I different manufacturers, when subjected to power and
temperature step stress tests.
The long-term objective will be to gain more
knowledge of accelerated stress testing for use in
future testing of varieties of discrete devices, as
well as to determine which type of stress should be
I applied to a particular type of device or design.
I
This report is divided as follows: description
of tests, figures, tables, and appendix.
I	 ii
iii
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	1.0
	 INTRODUCTION/SCOPE
DCA Reliability Laboratory, under contract NAS8-31944
for NASA/Marshall Space Flight Center, has compiled data
for the purpose of evaluating the effect of power/
temperature step stress when applied to a variety of
semiconductor devices. This report covers the Diode
JANTX1N5619 manufactured by Semtech and Micro-
Semiconductor.
	
1.1	 Sample Distribution
A total of 48 samples from each manufacturer were sub-
mitted to the process outlined in Table I. In addition,
two control units were maintained for verification of the
electrical parametric testing.
	
2.0
	 TEST REQUIREMENTS
	
2.1
	 Electrical
All test samples were subjected to the electrical tests
outlined in Table II after the prior power/temperature
step stress point. These tests were performed using the
Fairchild Model 600 high-speed computer-controlled test
system. In addition to the computer testing, additional
bench testing was required on the devices.
	
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to power all
of the test devices during the power/temperature stress
conditions. The voltage w.-:Is set by VF and the current
was varied in order to comply with the specified power
rating for this device. At least one of the test devices
was subjected to maximum rated power (MRP). All the
1
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remaining devices were vubjected to no less than 90
percent of MRP. See Figure 1 for load resistor values
and voltages.
	
2.3	 Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were sub-
mitted to the power stress process. The diodes were
stressed in 500-hour steps at 50, 100, 125, 150 and 175
percent MRP for a total of 2500 hours or until 50 percent
or more of the devices in a sample lot failed.* Electrical
measurements were performed on all specified electrical
parameters after each power step; see Table I.
	
2.4	 Group II - Temperature Stress I
Thirty-two units, 16 from each manufacturer, were sub-
mitted to the Temperature Stress I process. Group II was
subjected to a total of 1600 hours of stress at MRP in
increments of 160 hours. The temperature was increased in
steps of +25 0C, commencing at +75 0C and terminating at
+300 0C or until 50 percent or more of the devices failed.*
Electrical measurements were performed on all specified
electrical parameters after each temperature step; see
Table I.
	
2.5
	 Group III - Temperature Stress II
Thirty-two units, 16 from each manufacturer, were sub-
mitted to the Temperature Stress II process. Group III
*Conditions for failure:
A) Open or short
B) Leakage exceeds the MIL limit by 100 times
C) Other parameters exceed MIL limits by 50 percent or greater
2
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was subjected to a total of 112 hours of stress at MRP
in increments of 16 hours. The temperature was increased
in steps of +25°C, commencing at +150°C and terminating at
+300 °C or until 50 percent or more of the devices in a
sample lot failed* Electrical measurements were performed
on all specified electrical parameters after each tempera-
(	 ture step; see Table I.
3.0	 DISCUSSION OF TEST RESULTS
3.1	 Group I — Power Stress
3.1.1 Semtech. The Semtech sample lot completed the 2500-hour
power stress testing with a total of two catastrophic
failures. The first failure occurred 150 hours into the
I
175 percent MRP step. Serial Number 7712 failed because
of excessive I  leakage. The last failure occurred 500
hours into the 175 percent MRP step. Serial Number 7718
failed the minimum VF limit. Typical characteristics of
this sample lot's performance were:
I 1) The mean value for I R changed 74.78nA from an initial
mean of 81.82nA to a final mean of 156.6nA.
2) The mean value for V F changed 73.OmV from an initial
I
mean of 1.19V to a final mean of 1.117V.
The control units for this sample lot remained constant
I
throughout the entire Group I testing.
'	 *Conditions for failure:
i	 A)• Open or short
B) Leakage exceeds the MIL limit by 100 times
C) Other parameters exceed MIL limits by 50 percent or greater.
'	 3
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3.1.2 Micro-Semiconductor.	 Uie MSC sample lot completed a
' total of 1650 hours before the lot was stopped because
more than 50 percent of the devices failed.*
	 LUSC
experienced a total of 10 stress-related failures, all due
to the anode leads detaching.
	 Serial Number 7743 was
removed 250 hours into the 125 percent MRP step.
	 Serial
Numbers 7745, 7755 and 7756 were removed 500 hours into
the 125 percent MRP step.
	 Serial Number 7754 was removed
25 hours into the 150 percent MRP step-
	 Serial Numbers
7742,	 7746, 7748,	 7749 and 7752 were removed 150 hours
into the 150 ptircent MRP step.
	 Typical characteristics
of this sample lot's performance were:
1)	 The mean value 'or I 
	 changed 43.5nA from an initial
mean of 157.2nA to a final mean of 113.7nA.
I2) The mean value for VI, changed 3.OmV from an initial
mean of 1.317V to a final mean of 1.32V.
The control units for this sample lot remained constant
throughout the entire Ggroup I testing.
3.1.3 Statistical Summary - Group I.
	 Table IV outlines the
I
results of Group I - Power Stress process for both elec-
trical parameters and all measurement points for both
I
Semtech and .Micro-Semiconductor.
3.2	 Group II - Temperature Stress I
r
	
	
3.2.1
	 Semtech. The Semtech sample lot completed a total of
I1120 hours before the lot was stopped because 50 percent
I*Conditions for failure:
A) Open or short
I	 B) Leakage exceeds the .1IL limit by 100 times
C) Other parameters excead P1IL limits by 50 percent or greater.
I
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of the devices failed* °it this point. The first failure
I
occurred 160 hours into the + 2000C temperature step.
Serial Number 7722 failed because of excessive I  leakage.
The last failures occurred 160 hours into the +225°C
temperature step. Serial Numbers 7697, 7698, 7699, 7720,
7724, 7725 and 7726 failed because of excessive I  leakage.
Typical characteristics of this sample lot's performance
were:
1) The mean value for I  changed 2.83lmA from an initial
	
((
	
mean of 55.5nA to a final mean of 2.83lmA.
	
1	 2) The mean value for VF changed 19.OmV from an initial
mean of 1.214V to a final mean of 1.195V.
The control units for this sample lot remained constant
throughout the entire Group II testing.
3.2.2 Micro-Semiconductor. The .4SC sample lot completed a total
	
[	 of 640 hours before the lot was stopped because more than
50 percent of the devices failed* at this point. The
	
-^	 first failures occurred 160 hours into the +100°C
temperature step. Serial. Numbers 7757 and 7760 failed
	
-^	 because of excessive I R leakage. The next failures occurred
160 hours into the +150°C temperature step. Serial Number
7739 was removed from testing because the anode lead
Idetached (from stress). Serial Numbers 7765 and 7767
failed because of excessive I R leakage. The last failures
occurred 160 hours into the +175°C temperature step.
Serial Number 7761 failed because of excessive I  leakage.
Serial Numbers 7768, 7769 and 7770 were removed from testing
	
'	 *Conditions for failure:
A) Open or short
B) Leakage exceeds the MIL limit by 100 times
C) Other parameters exceed MAIL limits by 50 percent or greater
5
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r
because tide anode leads detached (due to stress).
Typical characteristics of the sample lot's performance
were:
^	 1) The mean value for I  changed 102.81nA from an initial
mean of 155.5nA to a final mean of 52.69nA.
2) The mean value for VF changed 178.0mV from an initial
mean of 1.407V to a final mean of 1.229V.
I	 The control units for this sample lot remained constant
I	
throughout tle entire Group II testing.
1
3.2.3	 Statistical Laummary - Group II. Table V of this report
outlines the results of Group II - Temperature Stress I
I	 testing for the two electrical parameters and all the
measurement points pertaining to both Semtech and Micro-
Semiconductor.
3.3	 Group III - Temperature Stress I_I
I3.3.1	 Semtech. The Semtech sample lot completed the entire 112-
hour Group III testing with a total of two catastrophic
failures. The two failures occurred 16 hours into the
+3000C temperature step. Serial Numbers 7707 and 7728
failed because of excessive I  leakage. Typical character-
istics of this sample lot ' s performance were:
1) The mean value for I  changed 190.55 p A from an initial
mean of 51.31nA to a final mean of 190.6PA.
2) Tii^ mean value for VF changed 2.OmV from an initial
mean of 1.217V to a final mean of 1.219V.
The control units for this sample lot remained constant
throughout the entire Group III testing.
1	 _	 6
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3.3.2 Micro-Semiconductor. The MSC sample lot completed the
entire 112-hour Group III testing with a total of five
catastrophic failures. The first failure occurred 16
hours into the +200 0C temperature step. Serial Number
7773 failed because r)f excessive I  leakage. The next
failures occurred 16 hours into the 4275 00 temperature
step. Serial Number 7786 failed because of excessive I 
leakage. Serial Number 7788 was removed from testing
because the anode lead detached due to stress. The last
failures occurred 16 hours into the +300 0C temperature
step. Serial Numbers 7740 and 7779 were removed from
testing as visual rejects because the anode leads detached.
Typical characteristics of this sample lot were:
1) The mean value for I  changed 11.6nA from an initial
mean of 151.OnA to a final mean of 162.6nA.
2) The mean value for V F changed 8.0,nV from an initial
mean of 1.36V to a final mean of 1.352V.
The control units for this sample lot remained constant
throughout the entire Group III testing.
3.3.3	 Statistical Summary - Group III. Table VI outlines the
results for Group III - Temperature Stress II testing for
the two electrical rarameters and all measurement points
pertaining to both Semtech and Micro-Semiconductor.
4.0
	
FINAL DATA SUMMARY
Table ViI summarizes the change in the mean value from
the zero-hour data to the final data. The graphs of
Figures 2 through 4 plot the cumulative percent failures
versus the Temperature Stress level for Group II - Tem-
perature Stress I, and Group III - Temperature II. The
graphs of Figures 3 and 5 plot the time step for Group II
(160 hours) and Group III (16 hours) versus the tempera-
tures T 1 and T 2 calculated from Figures 2 and 4. Tables
8 and 9 summarize the failures encountered for all three
r
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stress groups. The failures are separated into two
categories: catastrophi failures in Table 8 and para-
metric failures in Table: 9. The data from Table 8 was
used as a source for the graphs in Figures 2 and 4.
Figures 2 and 4 were used as a source for the graphs
in Figures 3 and 5 respectively. Junction,temperature
is plotted on an inverse hyperbolic scale.
5.0
	
CONCLUSIONS
In the Group I testing only one of the manufacturers,
;hero Semiconductor, experienced an excessive amount of
catastrophic failures. The I1SC sample lot had to be stopped
because nine of the devices' external leads detached from
the diode internal heat sink.
The Group 11 testing proved detrimental to both sample
lots. The common parameter failed by both lots was ID.
Detesting these devices on the curve tracer shcws teat the
curve trace is free of leakage until approximately 350
volts, from there to approximately 504 volts the curve is
rounded, and then a final hard breakdown occurs. This
suggests that the stress test has caused bulk silicon
damage. Figure 3-3 shows cracked and chipped-out metal
at the external anode wirt ttachment of one of the Micro
Semiconductor samples.
A plot showing cumulative failure distribution for Groups
II and III Testing was drawn for SQmtech and Micro-
Semiconductor sample lots (Figures 2-3 and 4-5 respectively).
Figures 2 and 3 display the data for the Semtech sample
lot used to calculate an activation energy of 1.0leV.
Figures 4 and 5 display the data for the Micro Semiconductor
sample lot used to calculate an activation energy of .6leV.
8
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A broken circle around i marked point on the graph
indicates a freak failure not calculated as part of the
regression 'line. A solid circle around a marked point
indicates an isolated failure Point. The regression
line was drawn using the least square method.
In Figure 4, the Group III failure print at 450° was
not calculated into tt'e regression 1;ne because of a
change in the failure mechanism at that temperature.
The activation c-: orgy was ca) ,-ul ated f rom, the i©rr:^Lla s
5.63	 x lD
-5	
Lvt0K
tl_	 ,E	 4.n t2
(	 1
(	 T 1 +273 T2
1
+273 eV
Where :	 t 1 step	 of	 Group 11	 -	 p Str,;ss	 1 a	 160	 hrs.
t 2	 = step	 of	 Group 111	 -	 Temp S^ross it	 =	 lc	 -1rs.
T 1	 = tem perature	 ir. 0 C 	 of	 16 6. failure for	 Group	 11.
T 2 temperature
	 in 0  of	 16 fzilurc fur	 Group	 i ll.
9
JANTX 1N S b 19
S^
w
 0
c
r
	
u
^
 
^
 
h
N
 ^
z
 
w
 
^,
`
`w
	
^1
W
haww
	
^'
_
>
Q(D
	
w
D
O
	
O
U
 
^
rn
	
a.,a
c
u
	
ro
LO
	
0
J
A
N
T
XlN5619
0
r
r-1Ln`z+xHd^h
iii
UwE.w
i
^
i,iii
H
M
	
W
M
	
H
a
	
04
II
	
ti
E 4
U
	
U
0
	
0
	
t-4
N
	
Q^
	
O
HHa
OII
	
n
	
n
o
H
	
6-4
	
a
HHH04O
1
1
fII
Q^
UN
0
 
t
o
 
	
in
	
O
	
In
	
O
	
LO
	
O
	
to
t
o
 
c
m
v
 
i
f
 
d
 
M
 
M
 
M
	
M
	
N
	
N
	
N
i
	
r-4
H
NE'
(0.)
 38niV
83dW
31 N
O
Il:)N4,lt'
`l=
 t
1
1
g
0u
1Q
W
 
I
 
i
—
F-
2
is
H
up
J
A
N
T
X1N5619
'100
InO
xUN41C.c^
O
N^4
.
—
.
N
1
D
^
=
a
w^3
W
o
^
-
~
w
N14NNU
8
^'UE-+
r
Q
t
o
 t
t
 0
 N
. Q
 M
 M
 ►N
 
r
^
 
N
 
c
V
 
N
 
N
 
~
	
N
	
v
	
It)
v
N
	
o
E-4
	
r-I
	
U
n
'0
0
	
Ea
	
(0
o
) 3
a
f1
1
d
a
3
d
W
3
1
 N
0
1
1
O
N
n
+
11A
	
^
'
	
J
Qs
.
.
 tyOv
In
	
r
o o
I
R
	
aOUlNOuU
pp
	
^
Q^
	
U
v
 
r
o
>
N
W
 
a
cr.
	
ai
J
	
E-4O.r.{
v
 
4j
Z
U
Wwa
 
w N
w
RQ
a
0
U
 
r
ow
I
C
)
 
4
JOasU
N
	
Na
^
	
•
r1ro
r-IEiu
` l
	
J
A
N
T
X
1
N
5
6
1
9
cs,
Lnzr-1
I
aE4u
I
 
O^UHWU)c°a
I
vH
I
H
M
	
H
r)
	
U
	
>
	
H
	
H
N
	
Gn
	
H
	
04
	
M
N
	
^
'
	
%D
	
U
	
U'
ti
	
II
	
11
	
II
	
II
E4 H 4 
D
 4
HHCLONC7
HHMON
O
in
O
Un
O
in
O
to
O
I
n
V
$
M
M
M
N
N
N
I
L^0
W I H
Z
 
u
1;
R
(0o) 38(1 83dM
l N
O
liO
N
n *
^
=
 j
r
op
J
A
N
T
X1N5619
'
	
u
 
u
0
	
o
	
v
}
	
N
	
O
N
	
r-1
a
 ^
	
tT
	
r
-t
	
^
N
	
si'
F
	
^
 ^
	
If
	
II
	
If
j
	
r-I
	
N
H
 
H
ell
de
jIii^I
3
O
t
o
 O
	
O
 0
I
O
 ti M
) N
 N
p
 (^
 tIn
 N
 ^
E
-4
^
ti 1
^
 N
to
	
IT
V
E
-
' d
 M
 M
 M
 
	
N
 
N
 
N
 
N
(0o) 38nlV83dW31 N011'JNn
Dia
`
ti
N
 QQ
f4O
41UbO
O
	
0U.,iEQ)cnOfaU.,.t
Q
 
^
U
7
 
d
c
r
	
:3
^
tn
 b104
Z
D
 04
0 P:
O.4+JU
Q
 
h
Y
	
NNS49U)
t
^
	
41
0
•ri
Ci
Y!
v0LA
Wt-z°
	
tt
1 11
JANTX1N5619
TAO LE I
TEST FL` >W DIAGRAM
INITIAL
I	 ELECTRICAL
TESTS
Per Table 11
(2)*	 16)x`	 OW
Temperature Step	 Temperature Step
Non-Operating
	 Power Stress
	 Stress I	 Stress II
Control Group
	 TA = 25°C
	 100 Percent MRP	 100 Percent MRP
	
Note 3	 Note 4
	
0.50 MRP
500 Hours	 TA	
75°C	 TA = 150°C
I Note 1	 t = 160 Hours	 t	 16 Hours
	
50.0Hours	 TA = 100°C	 TA = 175°C
Note 1	 t - 160 Hours	 t = 16 Hours
I
	
1.25 MRP
	 TA = 125 0CTA = 200°C
500 Hours
Note 2
t = 160 Hours
	
t	 16 Hours
I
1.5 MRP
	
500 Hours
	 25°C Steps	 25°C Steps
Note 2	
__7I	 1.75 MRP	 T = 300°C
	
T = 300°C
	
500 Hours
	
A	 A
I
t = 160 Hours	 t = 16 Hours
Note 2
*Quantity per manufacturer (Semtech and Micro-Semiconductor)
NOTES:
1) Electrical measurements per Table	 II were made at	 50, 150, 250 and 500 hours.
I 2) Electrical measurements per Table	 II were made at	 10, 25, 50,	 150, 250 and 500 hours.
3) Electrical measurements per Table	 II were made at the end of each 160 hours.
I 4) Electrical measurements per Table	 11 were made at the end of each 16 hours.
I
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TAI' ` i; I I
PARAMETERS ANI , mST CONDITIONS
PARAMETER CONDITIONS
SPEC.	 LIMIT CAT.	 LIMITI
UNITSMIN MAX MIN MAX
I  @ v 	 - 600v" — 0.5 50.0 uA
v @	 I F =	 3A	 (Pulsed) 0.8 1.6 0.4 2.4 v
NOTES:
1.	 In	 addition,	 any	 open	 or	 short	 ,hall	 be	 considered	 catastrophic.
I
TA13Lt; 11T
I	
POWER STRESS BURN — IN CONDITIONS
v 
	 =	 I.Ov
IF	 = Percent.	 PD
0.6A 50
1. 2A 100
1.5A 125
1. 8A 150
2. 1A 175
14
rNOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final data
generally have an absolute accuracy of ±1% of
the reading and ± one digit except for readings
greater than 9.99mA which have an absolute accur-
acy of ±2% of the reading and ± one digit. The
data also has a resolution for four digits. The
standard deviations, means, delta means, and
average means are, therefore, valid indicators
of trends over time and temperature, excepting
the minor statistical computer error of supply-
ing,a constant number of significant digits.
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rMSFC STEP ',` RESS TEST JANTX JN 5619
FAUeURE AML,' )IS-„DES
Date 16 September 1978
JfN:	 2CN242-18A p/N:	 1N5619 MFR: Micro Semiconductor
FAILURE VERIFICATION:
Limit:	 Limits:
50uA 	 0.4 to 2.4V
SIN PIV Ir 1 Vf © INITIAL INITIAL REJ.
volts- 600	 V.dc 3-OA	 do REJ.v Seq.#: FOR:
7743 1100 D 45 nA 1.6V MP-14 Lead off.
7745 1200 130 nA 1.5V MP-15 Lead off.
7746 720 290 nA 1.5V MP-19 Lead off.
i
INTERNAL VISUAL INSPECTION:
All three samples had a missing external cathode lead which became detached
from the diode internal heat sink.
The detached end of each wire shows bare copper.
	 (See Figure A-1.)
CONCLUSIONS:
These Micro Semiconductor samples have failed for visual defects before
reaching the point of electrical failure.
	 The bare ends of the detached
cathode wires appear to have been poorly wet.
	 It is not known why the
failure is preferential to the cathode wire on these three samples.
I	 '
23
S• sort	 y - arirZ	 Inv - inversion
	 Uns -unstable
	 R e resistive
JANTXIN5619
YT.
Q
.I
^I
^I
1
it
FIGHRE A-1
S/N 77 .13.	 Nla. lnification 1-IX
Typical failuro situ of cathodc, wire on
(Micro-SCllliCOCldUCtor parts.
IIGURE A-2
S/N 771.6.	 P1aLInification 14X.
1 ppearancc Of Cllass diode body
shcnairnl missinLl oxtcrnal paint.
24
7f
t
eMSFC STEP-S"ZMES_STEST	 JANTX1N5619 
FAILURE ANAL'ialS- DIODES
Date 14 September 1978
J1N:	 ZCN242-18B 	 P/N:	 1N561	 MFR:	 Semtec::
Limits	 Limits:
FAILURE VERIFICATION:	 50uA	 0.4 to 2.4V
S/N PIV Ir 0 Vf 0 INITIAL INITIAL RW.
-volts- 600	 V. do 3.OAdo MT.& Seq. #: FOR:
7697 370 .100 S } 1OmA * 1.18V MP-8 IR
7722 480 16mA 1.38V MP-7 IR
I	 7723 320 _sj.100 S 1OmA * 1118V MP-8 IR
* Cannot reac 1 600 V.
INTZRNAL VISUAL INSPECTION:
No visual anomalies were found other than missing external paint.	 (See Figure B-1.)
I	
GLASS CONDUCTIVITY TEST:
No conductivity was seen when the glass body was tested at 600 volts.
I	 CONCLUSION:
SIN 7722 fails the 600 volt IR test because this device has a 480 volt breakdown
voltage.
	
The curve trace is free of leakage until 330 volts;	 from there to 480
volts the curve is rounded, and then a final hard breakdown occurs at 480 volts.
Since the sample was acceptable at 600 volts previous to rejection at measure-
ment point 8, this suggests that the stress test has caused bulk silicon damage.
This has caused microplasma formations which are activated at 330 and 480 volts,
respectively.
SIN 7723 and 7697 have initial breakdown voltages which are below 400 volts, and
which decline as the applied voltage is increased. 	 This indicates that these
samples have bulk silicon damage similar to SIN 7722.	 The low VF's confirm that
a partial junction short is being activated during the high current tests.
I	
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S. soft	 D • drift	 Inv • inversion	 Uns . unstable	 R s resistive
.f
i
MSFC STEP_ ^ pRr S TEST
FAILURE AlLkI:Y3IS-DODES
JAN TX 1N 5 619 
Date 15 September 1978
I	
J/N= 2CN242-18$ 	 P/N;	 1N5619
FAILURE VERIFICATION:	
Limit:	 Limits:
50 uA max.	 0.4 to 2.4-V
MFR: Micro Semiconductor
SIN PTV
-volts-
Ix a
600	 V.dc
Vf 0
3.OAdo
INITIAL
REJ•^) Segj:
INITIAL REJ.
FOR:
7761 950 D *1.OmA 0­350 uA * 1.35 V MP-4 IR
* Drifts up
7765 1100 62 uA 1.45 V 2I'-4 IR
7757 R 900 uA 1.45 V MP-3 IR
(neg.raasist.)
INTZML VISUAL INSPECTION:
All three samples exhibit cracked glass. 	 (See Figure s-2.)
The metal holding the anode wire of SIN 7767 is cracked and partly chipped
out.	 (See Figure B-3.)
I
l
CONCLUSIONS:
These three samples failed due to surface problems arising from loss of
hermeticity when their glass cases cracked.
1	 '
I	 27
S= soft	 D - drift	 Inv - inversion	 Uns - unstable	 R . resistive	
I
JANTN I N 56 1 7
rloF-wlp-
I	
r
^I
I
t
a
^I
i
I
l
E^.
'I
l
FIGURE S-1
S;'N 0 .1.	 Mamlification 15\.
Typical cliode appearance showiilcl missing
external paint. semtech sample.
FIGURE 13-2
/N 7767.	 Matinif.ication 17\.
'rypica 1 cracked (I lass can Micro-Semiconductor samples.
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^I
^I
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I
I
I
I
L
JANTX1N5619
i
r.1G,tI'E 13-3
S%N 7767. Mao nification 20X.
crac-kod and chipped-out Solder at external
anode wire attachment. Micro-Semiconductor sample.
I
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